The design and simulation of a P-Channel Tunnel Field Effect Transistors (TFETs) 
INTRODUCTION
Fundamental physical limitation of Silicon MOSFETs in Ultra Large Scale or Giga Scale Integration has led to the proposal of some novel non-classical transistors such as Tunnel Field Effect Transistors (TFETs) as future replacement of Si MOSFETs. In recent years TFETs are attracting the attention of researchers for low-voltage and low power application. The operation of TFETs is primarily dependent on band to band tunnelling (BTBT) of carriers from source and drain to the channel region.
It is reported [1] [2] that the magnitude of SS of TFET can be brought down the thermionic limit of 60 mV/ decade at room temperature. Tunnel FETs based on lower band gap semiconductor provide higher ON-state current than those based on higher band gap semiconductor. Thus the ON-state current in Ge TFETs is higher than that in Si TFETs. The off-current is however higher in lower band gap such as Ge than in higher band gap, Si. This leads to a degradation of ON-OFF current ratio in Ge TFETs degrading its performance [3] .
TFETs with carbon based channel material are reported to excel conventional TFETs as regards subthreshold swing and ON-OFF current ratio. Leem et.al [4] reported that the carbon nanotube heterojunction tunnel field effect transistors(CNT-TFET) provide lower subthershold swing in the range of 22-26mV/decade at a supply voltage 0.2V at channel length 15nm with source drain extension is 10nm and oxide thickness is 1.7nm . TFETs based on Graphene Nanoribbon(GNR) have been proposed in recent years which show excellent performance of these devices as regards lower values of SS and higher ON-OFF current ratio.
Graphene possesses some favourable electronic and physical properties as channel material of TFETs. The electron mobility in Graphene is very high of the order of 105cm2/V-sec [5] . Further the bandgap of GNR can be engineered by varying its ribbon width. It has robust mechanical strength and high thermal conductivity with atomic configuration at the ribbon edge. It exhibits symmetric dispersion relation for both electrons and holes and is less sensitive to doping fluctuation.
Fiori et.al [6] reported that ON-OFF current ratio is more than 103 with SS lower than 20mV/decade at a supply voltage 0.1V from a double gate bilayer GNR TFET at channel length 40nm.
The purpose of the present paper is to present a semi-analytical model of a GNR PTFET and analysis of its performance parameters through appropriate design of device structural parameters to realize low value of SS and high value of current ratio at low gate voltage.
II. DEVICE STRUCTURE AND SELF-CONSISTENT MODEL FOR NUMERICAL SIMULATION OF GNR PTFET
The quasi one dimensional geometry of p+ channel GNR TFET device structure is shown in Figure 1 . The n+ source, p+channel and p+drain regions are heavily doped with doping concentration by chemical or electrostatic doping process. The doping concentrations of n+ region and p+ regions are taken to be 3.4×1020 cm-3and 1.1×1020 cm-3 respectively. A monolayer graphene having thickness (tGNR) of the order of few Angstrom i.e. 3-4A0 is deposited over the Si substrate which acts as channel material [7] . A thin layer of high-k dielectric material like Y 2 O 3 (ε r =16 ) having a thickness (t ox ) of 2nm is incorporated in between the gate and GNR.
The channel is assumed to be fully depleted in the OFF state at zero gate voltage. Both the gate and drain are reverse biased with respect to source. The reverse bias gate -source and drain -source voltages are V GS and V DS respectively. The p+ channel is taken in positive x-direction whose length is L CH . The surface potential at any position in the channel region of GNR PTFET can be obtained from numerical solution of one-dimensional Poisson's equation [8] subject to the appropriate boundary conditions.
Where GS V is the gate to source potential, is the built-in potential,
is the surface potential at position x, λ is the screening length for the particular device structure,   x ρ is the total charge density and is the permittivity of GNR. The total charge density is approximately equal to the impurity charge density since the source and drain regions are highly doped and channel is assumed to be fully depleted at zero gate bias. Graphene nanoribbon is obtained by cutting two dimensional graphene sheets in narrow stripes which leads to lateral confinement and induces a bandgap. GNR possesses the unique property of width tunable band gap.
The band gap energy of GNR is related to ribbon width as follows:
Here the width of GNR is much less than its length. Thus the bandgap of GNR depends on the ribbon width GNR w and ( F v ) Fermi velocity.
A screening length  appears in Poisson's given by [9] (3)
In the above expressions, and ox t are the thickness of GNR and gate oxide respectively. The permittivities of GNR and gate-oxide are and
having a relative permittivity of 16 is used in the analysis. The high-k dielectric material like Y 2 O 3 is used to reduce the leakage current from gate to channel. The relative permittivity of GNR is approximated to be same as that of high-k dielectric for simplicity of analysis so that the screening length becomes permittivity independent.
The performance parameters of GNR PTFET are optimized by varying the channel length, ribbon width and gate oxide thickness of the device.
The energy band profile of GNR PTFET is obtained from self-consistent numerical solution of quasi onedimensional Poisson's equation in source, channel and drain regions subject to the following boundary conditions:
(a)The electric field falls to zero at the highly doped source and drain ends of the channel.
(b) Both the electric field and potential are continuous at the source-channel and drain-channel interfaces.
(c) The separation of Fermi energy level from both the top of the conduction band and the bottom of the valance band are taken to be equal to the thermal energy of the carrier. 
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The wave vector, k x is imaginary so that the tunneling probability becomes an exponentially attenuated function and correspondingly the tunneling current wave decays exponentially in the channel. If k x is real then the tunneling wave will be a propagating one which is not allowed.
Using equation (5), equation (4) can be written as by [10]    dξ
In equations (7) and (8) Substituting the expression of GNR ρ and ) ξ ( T S from equations (9) and (6) respectively in equations (7) and (8), numerical integration is carried out to calculate CS Q and CD Q .
The tunneling current from the source to drain is obtained from Landauer formula given below [11] .
Numerical integration of the product of tunneling probability, ) ( T S  and the difference between the Fermi-Dirac distribution functions at the source and drain regions is carried out to obtain the drain current, D I . respectively. The Fermi energy levels (E F ) in the band diagrams for both the OFF and ON states of the device are also shown. The band-to-band tunneling in TFET depends on the variation of position of the energy band in the channel region with respect to that in the source and drain regions. Fig. 2(b) shows that the applied gate voltage pulls up the energy band in the channel region in the ON state with respect to that in the OFF state which gives rise to tunneling current. The OFF current for long channel GNR ( CH L = 20nm) arises from thermionic emission over the barrier only and direct source to drain tunneling is negligibly small. The OFF current in GNR is calculated from the following equation [12] . The OFF current in GNR PTFET is 0.24pAfor a ribbon width of 4nm and channel length 20nm respectively. Figure 3(a) shows the ON current versus gate to source bias (V GS ) for channel length of 20nm and fixed ribbon width of 4nm and oxide thickness of 2nm. The On state current is found 1.58µA. Fig 3(b) shows the ON-OFF current ratio versus gate to source voltage (V GS ). The ON-OFF current ratio is found 6. (12) The sub-threshold slope (SS) of the optimized GNR PTFET is found to be 8mV/decade at V GS = -0.1V.The device shows good switching property due to very low OFF state current and very high value of ON state current. Thus the optimized GNR PTFET will be very much suitable for low power digital application with high ON-OFF current ratio.
III. SIMULATION RESULTS
IV. CONCLUSION A p+ channel GNR Tunnel Field Effect Transistor has been designed for optimum performance with respect to higher ON-OFF current ratio and lower subthreshold swing. The values of OFF ON /I I and SS for the optimized device are 6.5×10 4 and 8mV/decade respectively when channel width and length are designed at 4nm and 20nm respectively. The results show that the optimized GNR PTFET will be useful for low power digital application.
